Verilog Testbench Clock

 initial begin 
    forever begin
    clk = 0;
    #10 clk = ~clk;
 end end

Try moving clk=0 above the forever loop. Instead of toggling the clock every #10 you’re resetting the clock to 0 every #10 units, and then toggling it instantly. I think that still might work in some cases, but it’s probably not what you intended to do.

Related Posts:

  1. What is the difference between reg and wire in a verilog module
  2. How to sign-extend a number in Verilog
  3. XOR signal in verilog
  4. Priority encoder in verilog
  5. Difference between “parameter” and “localparam”
  6. $display vs $strobe vs $monitor in verilog?
  7. How to declare and use 1D and 2D byte arrays in Verilog?
  8. Passing a hexadecimal value into a module in Verilog
  9. Why is Verilog not considered a programming language?

Leave a Comment

techhipbettruvabetnorabahisbahis forumutaraftarium24eduedueduedueduseduedusedueduedu