Priority encoder in verilog

I am somewhat new to verilog, I tried running this code but it gives me an error:

module enc(in,out);
  input [7:0] in;
  output [3:0] out;
  reg i;
  reg [3:0] out;

  always @*
    begin
      for (i=0;i<7;i=i+1)
        begin
          if ((in[i]==1) && (in[7:i+1]==0))
            out = i;
          else
            out = 0;
        end
    end
endmodule

I think it complains about in[7:i+1] but i don’t understand why ? Can someone please advise..

EDIT ok so I am reluctant to using the X due to their numerous problems.. I was thinking of modifying the code to something like this :

module enc(in,out);
  input [7:0] in;
  output [2:0] out;
  reg i;
  reg [2:0] out,temp;

  always @*
    begin
      temp = 0;
      for (i=0;i<8;i=i+1)
        begin
          if (in[i]==1)
            temp = i;
        end
      out = temp;
    end
endmodule

Do you think that will do the trick ? I currently don’t have access to a simulator..

Related Posts:

  1. XOR signal in verilog
  2. Difference between “parameter” and “localparam”
  3. $display vs $strobe vs $monitor in verilog?
  4. How to sign-extend a number in Verilog
  5. What is the difference between reg and wire in a verilog module
  6. How to declare and use 1D and 2D byte arrays in Verilog?
  7. Verilog Testbench Clock
  8. Passing a hexadecimal value into a module in Verilog
  9. Why is Verilog not considered a programming language?

Leave a Comment