Do all 64 bit intel architectures support SSSE3/SSE4.1/SSE4.2 instructions?

A x64 native (AMD64 or Intel 64) processor is only mandated to support SSE and SSE2.

SSE3 is supported by Intel Pentium 4 processors (“Prescott”), AMD Athlon 64 (“revision E”), AMD Phenom, and later processors. This means most, but not quite all, x64 capable CPUs should support SSE3.

Supplemental SSE3 (SSSE3) is supported by Intel Core 2 Duo, Intel Core i7/i5/i3, Intel Atom, AMD Bulldozer, AMD Bobcat, and later processors.

SSE4.1 is supported on Intel Core 2 (“Penryn”), Intel Core i7 (“Nehalem”), Intel Atom (Silvermont core), AMD Bulldozer, AMD Jaguar, and later processors.

SSE 4.1 and SSE4.2 are supported on Intel Core i7 (“Nehalem”), Intel Atom (Silvermont core), AMD Bulldozer, AMD Jaguar, and later processors.

AVX is supported by Intel “Sandy Bridge”, AMD Bulldozer, AMD Jaguar, and later processors.

See this blog series.

A CPU with x64 native support but no SSE3 support is going to be ‘first-generation’ 64-bit which isn’t supported by Windows 8.1 x64 native due to the requirements for CMPXCHG16b, PrefetchW, and LAHF/SAHF; so in practice SSE3 is highly likely in newer machines. SSSE3 or later is more restrictive depending on exactly who you are aiming at. For example, the Valve Hardware Survey puts SSE4.1 at 77%, SSE 4.2 at 72% (anything from AMD or Intel with SSE4.1 is going to also have SSE3 and SSSE3).

UPDATE: Per the comment below, the support for SSE3 for PC gamers per the Valve survey is now 100%. SSSE3, SSE4.1, and SSE4.2 are all in the 97-98% range. AVX is around 92%–the current generation gaming consoles from Sony & Microsoft support up through AVX. The primary value of AVX is that you can use the /arch:AVX switch which allows all SSE code-generation to use the 3-operand VEX prefix which makes register scheduling more efficient. See this blog post.

AVX2 is approaching 75% which is really good, but still potentially a blocker for a game to rely on without a fallback path. AVX2 is supported by Intel “Haswell”, AMD Excavator, and later processors. See this blog post.

Windows on ARM: Note that the x86 emulation for Windows on ARM64 only supports up to SSE4.1, and the x64 emulation in Windows 11 only supports up to SSE 4.2. AVX/AVX2 is not supported for these platforms.

Related Posts:

  1. Understanding %rip register in intel assembly
  2. VirtualBox – Kernel requires an x86-64 cpu but only detected an i686 cpu
  3. movq assembly function
  4. What is the difference between Trap and Interrupt?
  5. What’s the purpose of the LEA instruction?
  6. Emulator: ERROR: x86 emulation currently requires hardware acceleration
  7. Emulator: ERROR: x86 emulation currently requires hardware acceleration
  8. Understanding how `lw` and `sw` actually work in a MIPS program
  9. What’s the purpose of the LEA instruction?
  10. What’s the purpose of the LEA instruction?
  11. The difference between cmpl and cmp
  12. Write-back vs Write-Through caching?
  13. What is callq instruction?
  14. What’s the size of a QWORD on a 64-bit machine?
  15. Difference between JA and JG in assembly
  16. Why doesn’t there exists a subi opcode for MIPS?
  17. Difference between word addressable and byte addressable
  18. What does movslq do?
  19. Why are rbp and rsp called general purpose registers?
  20. x86 Assembly pointers
  21. Conflict Miss v/s Compulsory Miss
  22. what does the cmpq instruction do?
  23. Assembly – JG/JNLE/JL/JNGE after CMP
  24. JNZ & CMP Assembly Instructions
  25. Intel HAXM installation error – This computer does not support Intel Virtualization Technology (VT-x)
  26. What’s the difference between a word and byte?
  27. Difference between core and processor
  28. Assembly Language – How to do Modulo?
  29. Difference between movq and movabsq in x86-64
  30. INSTALL_FAILED_NO_MATCHING_ABIS when install apk
  31. `js` and `jb` instructions in assembly

Leave a Comment