What is callq instruction?

It’s just call. Use Intel-syntax disassembly if you want to be able to look up instructions in the Intel/AMD manuals.

The q operand-size suffix does technically apply (it pushes a 64-bit return address and treats RIP as a 64-bit register), but there’s no way to override it with instruction prefixes. i.e. calll and callw aren’t encodeable in 64-bit mode, so it’s just annoying that some AT&T syntax tools show it as callq instead of call. This of course applies to retq as well.

Different tools are different in 32 vs. 64-bit mode. (Godbolt)

  • gcc -S: always call/ret. Nice.
  • clang -S: callq/retq and calll/retl. At least it’s consistently annoying.
  • objdump -d: callq/retq (explicit 64-bit) and call/ret (implicit for 32-bit). Inconsistent and kinda dumb because 64-bit has no choice of operand-size, but 32-bit does. (Not a useful choice, though: callw truncates EIP to 16 bits.)Although on the other hand, the default operand size (without a REX.W prefix) for most instructions in 64-bit mode is still 32. But add $1, (%rdi) needs an operand-size suffix; the assembler won’t pick 32-bit for you if nothing implies one. OTOH, push is implicitly pushq, even though pushw $1 and pushq $1 are both encodeable (and usable in practice) in 64-bit mode.

From Intel’s instruction-set ref manual (linked above):

For a near call absolute, an absolute offset is specified indirectly in a general-purpose register or a memory location (r/m16, r/m32, or r/m64). The operand-size attribute determines the size of the target operand (16, 32 or 64 bits). When in 64-bit mode, the operand size for near call (and all near branches) is forced to 64-bits.

for rel32 … As with absolute offsets, the operand-size attribute determines the size of the target operand (16, 32, or 64 bits). In 64-bit mode the target operand will always be 64-bits because the operand size is forced to 64-bits for near branches.

In 32-bit mode, you can encode a 16-bit call rel16 that truncates EIP to 16 bits, or a call r/m16 that uses an absolute 16-bit address. But as the manual says, the operand-size is fixed in 64-bit mode.

Related Posts:

  1. The difference between cmpl and cmp
  2. What’s the purpose of the LEA instruction?
  3. What does the MOVZBL instruction do in IA-32 AT&T syntax?
  4. What’s the purpose of the LEA instruction?
  5. The point of test %eax %eax
  6. What does the MOVZBL instruction do in IA-32 AT&T syntax?
  7. What’s the purpose of the LEA instruction?
  8. x86 cmpl and jne
  9. What does movslq do?
  10. x86 assembly: How does the ‘subl’ command work in AT&T syntax
  11. what does the cmpq instruction do?
  12. Difference between movq and movabsq in x86-64
  13. Understanding cmp instruction
  14. How to move ST(0) to EAX?
  15. Assembly: How does fld st(0) duplicates the top stack value in the following code?
  16. What is the function of the push / pop instructions used on registers in x86 assembly?
  17. Purpose of ESI & EDI registers?
  18. What are the ESP and the EBP registers?
  19. IDIV operation in assembly (understanding)
  20. movq assembly function
  21. explanation about push ebp and pop ebp instruction in assembly
  22. Why are rbp and rsp called general purpose registers?
  23. Purpose of ESI & EDI registers?
  24. xorl %eax – Instruction set architecture in IA-32
  25. Bubble sort on array on Assembly Language
  26. Nasm Error: invalid combination of opcode and operands
  27. When and why do we sign extend and use cdq with mul/div?
  28. How do AX, AH, AL map onto EAX?
  29. pop or add esp, 4 ? What is the difference?
  30. What is the difference between MOV and LEA?
  31. `testl` eax against eax?
  32. Difference between JE/JNE and JZ/JNZ
  33. Printing out a number in assembly language?
  34. What does `dword ptr` mean?
  35. Difference between JA and JG in assembly
  36. what does the the dword operand do in assembly
  37. What is the jmpq command doing in this example
  38. What does the LEAL assembly instruction do?
  39. [Binary Bomb – Phase 4
  40. `js` and `jb` instructions in assembly
  41. assembly “mov” instruction
  42. Why shift a bit using sll and such in MIPs Assembly?
  43. Assembly code vs Machine code vs Object code?
  44. Understanding how `lw` and `sw` actually work in a MIPS program
  45. need help understanding the movzbl call in this function
  46. MIPS: lw (load word) instruction
  47. What is the meaning of XOR in x86 assembly?
  48. What does the BEQ instruction do exactly?
  49. What’s the size of a QWORD on a 64-bit machine?
  50. MIPS assembly for a simple for loop
  51. Difference between JA and JG in assembly
  52. mips .word function and differences between 2 codes
  53. Display value found at given address gdb
  54. Why doesn’t there exists a subi opcode for MIPS?
  55. Convert C program into assembly code
  56. LC3 LEA instruction and the value stored
  57. Understanding %rip register in intel assembly
  58. What exactly does the lb instruction do?
  59. lc3 LDR instruction and the value stored
  60. What is the difference between la and li in opcodes in MIPS?
  61. Assembly language je jump function
  62. What are .S files?
  63. x86 Assembly pointers
  64. what is the use of ori in this part of MIPS code?
  65. Storing a user’s input in MIPS
  66. Integer absolute value in MIPS?
  67. MIPS Assembly – lui $t0, 4097?
  68. Greater than, less than equal, greater than equal in MIPS
  69. Assembly addq clarification
  70. Which variable size to use (db, dw, dd) with x86 assembly?
  71. MIPS program jr $ra instructions and stack handling
  72. Assembly – JG/JNLE/JL/JNGE after CMP
  73. Subtract two input numbers
  74. writing functions in assembler
  75. JNZ & CMP Assembly Instructions
  76. X86 assembly – Handling the IDIV instruction
  77. Assembly language (MIPS) difference betweent addi and add
  78. MIPS Address out of range (MARS)
  79. Difference between “addi” and “add” for pseudoinstruction “move” in MIPS?
  80. sorting array in mips (assembly)
  81. what is a file handle and where it is useful for a programmer?
  82. How does `Skipcond` work in the MARIE assembly language?
  83. What are callee and caller saved registers?
  84. Multiplication by a power of 2 using Logical shifts in MIPS assembly
  85. MIPS instruction and machine code
  86. Convert from Java to MIPS
  87. Understanding Assembly MIPS .ALIGN and Memory Addressing
  88. error A2022: instruction operands must be the same size
  89. What’s the difference between a word and byte?
  90. Assembly Language – How to do Modulo?
  91. Assembly – JZ instruction after CMP
  92. What does bx lr do in ARM assembly language?
  93. How does the ARM architecture differ from x86? [closed]
  94. Is it possible to “decompile” a Windows .exe? Or at least view the Assembly?
  95. Why is Windows 32-bit called Windows x86 and not Windows x32?
  96. C to assembly – leaq instruction
  97. what does .space do in mips?
  98. Difference between “move” and “li” in MIPS assembly language
  99. What is the difference between Trap and Interrupt?
  100. MIPS to C Translation

Leave a Comment

deneme bonusu veren sitelerbahis casinomakrobetceltabetpinbahispolobetpolobet girişpinbahis girişmakrobet girişpulibet girişmobilbahis girişkolaybet giriş